

WHAT IS CLAIMED:

- 1 1. A circuit for monitoring the state of at least one switch, comprising:
 - 2 a first circuit, coupled to a switch, for detecting whether the switch is in one of a
 - 3 closed state and an open state and generating a signal having a value based upon the detection;
 - 4 and
 - 5 a second circuit, coupled to the first circuit, for configuring the first circuit to
 - 6 selectively detect the switch switching from a normally open state and to selectively detect the
 - 7 switch switching from a normally closed state.
- 1 2. The circuit of claim 1, wherein the first circuit includes a third circuit for
 - 2 detecting whether the switch changes from a closed state to an open state and for pulling a first
 - 3 terminal of the switch to a voltage representative of one of a logic high state and a logic low
 - 4 state.
- 1 3. The circuit of claim 2, wherein the third circuit is configurable for pulling the first
 - 2 terminal of the switch to a voltage representative of a logic high state and to a logic low state.
- 1 4. The circuit of claim 3, wherein the third circuit comprises:
 - 2 at least one resistive element;

3 a first transistor coupled between a first terminal of the at least one resistive
4 element and a high reference voltage source;
5 a second transistor coupled between the first terminal of the at least one resistive
6 element and the first terminal of the switch;
7 a third transistor coupled between a second terminal of the at least one resistive
8 element and a low reference voltage source; and
9 a fourth transistor coupled between the second terminal of the at least one
10 resistive element and the first terminal of the switch.

1 5. The circuit of claim 4, wherein the second circuit comprises control circuitry for
2 activating the first transistor and the third transistor at substantially the same time, and activating
3 the second transistor and the fourth transistor at substantially the same time.

1 6. The circuit of claim 5, wherein the control circuitry comprises a register.

1 7. The circuit of claim 5, wherein the second circuit comprises control circuitry for
2 selectively activating one of the first transistor and the third transistor while occasionally
3 activating the other of the first and third transistors, and for selectively activating one of the
4 second transistor and the fourth transistor while occasionally activating the other of the second
5 and fourth transistors.

1 8. The circuit of claim 1, wherein the first circuit includes a third circuit for
2 detecting whether the switch changes from an open state to a closed state and for relatively

3 weakly pulling a first terminal of the switch towards a voltage representative of one of a logic
4 high state and a logic low state.

1 9. The circuit of claim 8, wherein the third circuit is configurable for pulling the first
2 terminal of the switch to a voltage representative of a logic high state and to a logic low state.

1 10. The circuit of claim 9, wherein the third circuit comprises at least one first
2 transistor coupled between a high reference voltage level and the first terminal of the switch, at
3 least one second transistor coupled between a low reference voltage level and the first terminal
4 of the switch, and control logic for generating at least one control signal having a value
5 indicative of a configuration of the third circuit, a control terminal of each of the at least one first
6 transistor and the at least one second transistor having a value based upon the value of the at least
7 one control signal.

1 11. The circuit of claim 10, wherein the third circuit comprises a first detection circuit
2 having an input coupled to the first terminal of the switch and an output coupled to a control
3 terminal of the at least one first transistor, the at least one control signal being coupled to an
4 input of the first detection circuit, the output of the first detection circuit having a value
5 indicative of the first detection circuit detecting the first terminal of the switch being pulled to a
6 voltage representative of a logic low level.

1 12. The circuit of claim 11, wherein the first detection circuit comprises a logic gate
2 with hysteresis.

1 13. The circuit of claim 11, wherein the third circuit further comprises a second
2 detection circuit having an input coupled to the first terminal of the switch and an output coupled
3 to a control terminal of the at least one second transistor, the at least one control signal being
4 coupled to an input of the second detection circuit, the output of the second detection circuit
5 having a value indicative of the second detection circuit detecting the first terminal of the switch
6 being pulled to a voltage representative of a logic high value.

1 14. The circuit of claim 13, wherein the third circuit further comprises an output
2 circuit having a first input coupled to the output of the first detection circuit, a second input
3 coupled to the output of the second detection circuit, and an output having a value representative
4 of one of the first and second detection circuits detecting the switch being closed.

1 15. The circuit of claim 1, wherein the circuit further comprises:
2 a third circuit for detecting whether a second switch is in one of a closed state and
3 an open state and generating a signal having a value based upon the detection; and
4 a fourth circuit, coupled to the third circuit, for configuring the third circuit to
5 selectively detect the second switch switching from a normally open state and from a normally
6 closed state.

1 16. A method for detecting the state of at least one switch using a circuit, comprising:
2 configuring the circuit to select whether the circuit is to detect a switch switching
3 from a normally open state or from a normally closed state;

4 detecting, by the circuit, the switch switching from the selected state; and
5 generating a signal indicative of the detection.

1 17. The method of claim 16, wherein the step of configuring comprises configuring
2 the circuit to select the circuit detecting the switch switching from the normally closed state, and
3 to select, during the time the switch is normally closed, the circuit to relatively weakly pull a
4 terminal of the switch towards a voltage representative of one of a logic high state and a logic
5 low state.

1 18. The method of claim 17, wherein the step of configuring comprises activating
2 transistors to couple a resistive element between the terminal of the switch and the selected one
3 of the logic high state and the logic low state.

1 19. The method of claim 17, wherein the step of configuring comprises occasionally
2 activating at least one transistor to occasionally couple a resistive element between the terminal
3 of the switch and the selected one of the logic high state and the logic low state.

1 20. The method of claim 16, wherein the step of configuring comprises configuring
2 the circuit to select the circuit detecting the switch switching from the normally open state, and
3 to select, during the time the switch is normally open, the circuit to relatively weakly pull a
4 terminal of the switch to a voltage representative of one of a logic high state and a logic low
5 state.

1 21. A system, comprising:
2 a switch having a first conduction terminal and a second conduction terminal;
3 a first circuit coupled to the first conduction terminal of the switch, the first circuit
4 being configurable to selectively detect the switch being in a closed state and to selectively
5 detect the switch being in an open state.

1 22. The system of claim 21, wherein the first circuit is configurable to selectively pull
2 the first conduction terminal of the switch towards a voltage level representative of a logic high
3 state, and to selectively pull the first conduction terminal of the switch towards a voltage level
4 representative of a logic low state.

1 23. The system of claim 22, wherein the first circuit selectively weakly pulls the first
2 terminal of the switch towards a preselected logic state, relative to a drive strength of the switch
3 to pull the first terminal thereof towards a different logic state.

1 24. The system of claim 23, wherein the first circuit comprises:
2 at least one resistive element;
3 a first transistor coupled between a first terminal of the at least one resistive
4 element and a high reference voltage source;
5 a second transistor coupled between the first terminal of the at least one resistive
6 element and the first conduction terminal of the switch;

7 a third transistor coupled between a second terminal of the at least one resistive
8 element and a low reference voltage source; and

9 a fourth transistor coupled between the first conduction terminal of the switch and
10 the second terminal of the at least one resistive element.

1 25. The system of claim 24, wherein the first circuit further comprises control
2 circuitry for selectively activating the first and third transistors at substantially the same time,
3 and selectively activating the second and fourth transistors at substantially the same time.

26. The system of claim 24, wherein the first circuit further comprises control
circuitry for selectively activating one of the first and third transistors while occasionally
activating the other of the first and third transistors, and for selectively activating one of the
second and fourth transistors while occasionally activating the other of the second and fourth
transistors.